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Abstract 
Multi-phase  machines  and  drives  is  a  topic  of  growing  relevance  in  recent  years,  and  it  presents  many 
challenging issues that still need further research. This is the case of multi-phase space vector pulse width 
modulation (SVPWM), which shows not only more space vectors than the standard three-phase case, but also 
new  subspaces  where  the  space  vectors  are  mapped.  In  the  digital  implementation,  multiphase  reference 
voltages are sampled and fed into the digital modulator to produce gating signals at a constant clock rate f. This 
means a finite pulse-width resolution because the gating state transition can only occur at some specific time 
instants depending on frequency. This results in a deviation of produced phase voltages from the desired phase 
voltages, i.e., increasing harmonic distortion especially for a small modulation index signal. 
In the present paper a filtered space-vector pulse-width modulation (SVPWM) considering finite pulse-width 
resolution  is  proposed  to  produce  a  switching  sequence  with  reduced  baseband  harmonics  for  multiphase 
voltage source inverters (VSI). This is achieved by incorporating a pseudo feedback loop regarding weighted 
voltage difference between desired and produced phase voltages.  
Keywords: - SVPWM, Voltage Source inverters, Harmonic Distortion. 
 
I.  INTRODUCTION 
Various  Pulse  Width  Modulation  techniques 
like  Single-pulse  modulation  Multiple  pulse 
modulation,  Sinusoidal  pulse  width  modulation, 
(Carrier based Pulse Width Modulation Technique) 
are  employed  in  modern  days  because  of  their 
flexibility  and  higher  efficeinecy.Various  pulse-
width  modulations  (PWM)  such  as  third  harmonic 
injection  PWM  ,  zero-sequence  injection  PWM, 
space-vector  PWM  (SVPWM),  and  unified  PWM 
have  been  proposed  to  generate  the  control 
commands  of  three-phase  voltage  source  inverter 
(VSI) for ac variable speed drives. 
In  recent  years,  multiphase  PWMs  have  been 
proposed  because  of  their  increased  efficiency, 
reduced  torque  pulsation,  improved  fault  tolerance, 
and lower power handling requirement by adopting 
multiphase machines.  
In  the  digital  implementation,  multiphase 
reference  voltages  are  sampled  and  fed  into  the 
digital  modulator  to  produce  gating  signals  at  a 
constant clock rate f. This means a finite pulse-width 
resolution because the gating state transition can only 
occur at some specific time instants depending on f. 
This  will  result  in  a  deviation  of  produced  phase 
voltages  from  the  desired  phase  voltages,  i.e., 
increasing harmonic distortion especially for a small  
 
modulation index signal. For example, when system 
master  clock  frequency  and  reference  sampling 
frequency are given as 48 and 3 kHz, respectively, 
the maximum refreshing rate of gating signals is f = 
48 kHz and the pulse-width resolution is 4-bit within 
each input period (48k = 3k × 24 ). Thus, the worst-
case  rounding  error  for  the  duty  ratio  is  1/32  = 
0.03125. For small  modulation  index, the effect of 
error on signal distortion becomes quite significant. 
Further, if a 16-bit pulse-width resolution is desired, 
the  master  clock  needed  is  196.61MHz  for  3  kHz 
reference sampling frequency and is about 1.31 GHz 
for ultrasonic carrier. This will increase the cost and 
power consumption of the devices.  
To alleviate the adverse effect induced by finite 
pulse-width  resolution,  proposals  were  reported  to 
achieve  higher  precision  of  duty  ratios  without 
increasing  clock  rate.  In,  a  single-phase  PWM  to 
regulate  a  dc  voltage  command  was  proposed  by 
using  an  error  accumulator  and  lookup  tables.  A 
feedback  quantization  scheme  proposed  for  three-
phase  VSI  spreads  the  spectrum  of  the  produced 
phase  currents/voltages  in  a  wide  frequency  band. 
The general solution using SVPWM for multiphase 
VSIs  was  reported.  The  multiphase  SVPWM  was 
formulated  as  a  matching  problem  between  the 
reference  and  the  switching  waveform  without 
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considering the finite pulse-width resolution. 
In this study, the frequency-weighted error due 
to  finite  resolution  is  considered  in  the  objective 
function to emphasize the quality of in-band signal 
matching.  The  frequency  weighting  is  realized  by 
filtering the error signals. This results in a multiple-
input–multiple-output  (MIMO)  pseudo  feedback 
architecture.  Based  on  similar  analysis,  the  block 
diagram for VSI systems of any phase number can be 
obtained. 
 
II.  MULTIPHASE VSI FILTERED 
SVPWM WITH FEEDBACK 
A.  Multiphase Voltage Source Inverter: 
 
Fig. 1. N-phase VSI topology 
 
Fig. 1 depicts the simplified structure of an N-
phase VSI where S1, S2, . . . , SN are the output phase 
voltages of the inverter (with reference to the neutral 
point). Two switching states exist in one phase leg: 
only the upper or the lower switch is turned ON. The 
switching state is denoted as +1 (0) when the upper 
(lower) switch of the phase leg is turned ON. Then, 
the gating states can be represented by a vector s = 
[s1 s2 · · · sN ]
T where s1 , s2 ,. . .,sN ∈ {0,1} are the 
states  of  phase  legs.  Equation  (1)  gives  the 
relationship between phase voltage vector, S = [S1 S2 
· · · SN ]
T , and the gating state. Notably, for an N-
phase  VSI,  2N  gating  states  exist  and  each 
corresponds to a different phase voltage vector (also 
called a space vector) except for two zero switching 
states, s = [0 · · · 0]T and s = [1 · · · 1]
T 
      
                                                                                 (1) 
 
Remark 1: Multiplying [1 · · · 1] on both sides of (1), 
we obtain that the phase voltage vector produced by 
the  N-phase  VSI  (for  the  y-connected  load)  must 
satisfy  . 
B.  Signal Matching Objective: 
 
Fig.2. Model circuit of a winding of a motor 
 
Given a desired phase voltage r, the objective of 
the modulator is to produce gating signals for VSI to 
recover the desired phase voltages on load windings. 
However, the phase voltages produced are restricted. 
For example, only seven different phase voltages can 
be produced by a three-phase VSI. Therefore, it is 
necessary to consider the characteristics of the load. 
The  load  is  usually  approximated  by  a  serial-
connected resistance and inductance circuit (refer to 
Fig. 2). The phase current is expressed by passing the 
produced phase voltage through a low-pass filter 
 
                                       (2) 
 
For an N-phase sinusoidal reference input r with 
phase shift 2π/N, it is intuitive that the desired phase 
currents  are  also  N-phase  sinusoidal  waves. 
Therefore, the objective is to find the switching states 
(gating states) such that the produced phase voltages 
are  sinusoidal  waves  after  low-pass  filtering  or 
alternatively,  the  difference  between  desired  and 
produced phase voltages within low frequency band 
shall be minimized. 
 
C.  Problem Formulation: 
The  N-dimensional  desired  phase  voltage 
vector satisfying (3) can be written in the form r = 
[S
*
1 S
*
2 · · · S
*
N ]
T where 
                           (3) 
Assume that the controller input sampling frequency 
is fc and that the pulse-width resolution within each 
input period is b bits, i.e., the controller outputs are 
updated  at  a  rate  2
b  ×  fc  Hz.  The  average  phase 
voltage produced on the windings within one input 
period is 
                 (4) 
Where  v  (j),  one  of  the  space  vectors,  is  the 
corresponding phase voltage  vector induced by the 
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Note  that  the  image  of  𝑣   is  all  possible  linear 
combinations  of  2
b  basic  vectors.  The  objective  of 
the proposed modulator is to determine gating states 
(or v (j)) that minimizes filtered error power within 
each input period. The filtered error is represented as 
          (5) 
 
Where W(z) is an N × N filter matrix and R(z) ,𝑣 (z) 
are z-transform of the elements in r, 𝑣 , respectively. 
A  pth-order  low  pass  filter,  denoted  as  w  (z),  is 
selected  as  the  weighting  filter  for  each  phase  to 
enhance low-frequency-band performance, i.e., W(z) 
is a diagonal matrix with w (z), a single-input–single 
output  (SISO)  transfer  function,  on  its  diagonal 
terms.  w  (z)  can  be  represented  in  the  state-space 
form as 
                      (6) 
 
Where a ∈ R
p×p , b ∈ R
p , c ∈ R
1×p , and d ∈ R. 
Further, the state-space form of W (z) is 
 
            (7) 
Where e (k) ∈ RN is the filtered error vector and x 
(k) ∈ R
pN is a system state vector. Then, (A,B,C,D) 
can be written as 
 
 
 
Where  0a,  0b,  and  0c  are  the  zero  matrices  with 
dimensions 0a ∈ R
p×p, 0b ∈ R
p, and 0c ∈ R
1×p. The 
signal matching problem becomes 
 
            (9) 
 
Where  . 
III.  PERFORMANCE ANALYSIS 
A.  Range of λ and its Influence: 
The value of Θ is fixed once λ is selected 
[refer to (22)]. To have feasible duties, elements of 
Θ , ρi , for i = 1−−N, should be kept within the range 
0 ≤ ρi ≤ 1. Therefore, the acceptable range of λ is 
limited.  To  see  this,  first  define  the  permutation 
matrix PM as 
 
Such that                    (23) 
Therefore  
       (24) 
Where   . Then, the feasible 
range of ρi , for i = 1−−N, is 
 
               (25) 
Or alternatively,   regardless 
of  finite  pulse  width  resolution,  and 
considering b-bit pulse-width resolution. 
 Applying the coefficient β ∈ [0 1], λ can be written 
as 
           (26) 
Remark  2:  Refer  to  Fig.  4,  2N  switching  number 
occurs within one input period. When λ is selected as 
its  boundary  value,  or 
, the switching number is reduced 
to  2  (N  −  1)  since  either  or 
occurs  which  implies  one  phase  leg  staying  at  the 
same level during the whole input period. 
B.  Minimum Total Conduction Time: 
The total conduction time is defined as the 
sum  of  duties  of  the  active  gating  states  applied 
within one input period. Minimum total conduction 
time implies the maximum modulation index. Note 
that  for  an  N-phase  VSI  system,  2N  gating  states 
exist and two zero switching states, s0 and s2N −1, 
correspond to the same space vector, S = 0Consider 
the permutated phase duty vector PMΘ [see (22) and 
(24)]. It is intuitive that the maximum duties for s0 
and  s2N  −1  are   and  ,  respectively. 
Therefore,  the  minimum  total  conduction  time  is 
obtained by subtracting the duty of s2N −1 from the 
maximum duty among phase legs  . 
Remark  3:  From  remark  2,  give 
or 1 −  , and the 
modulator has minimum switching number 2 (N  − 
1). Therefore, the proposed gating  signal generator 
operates  at  minimum  total  conduction  time  and 
minimum  switching  number  point,  yielding  a 
maximum modulation index and minimum switching 
loss. 
 
C.  Quantization Error: 
The  quantization  error  vector  Θ b  is  defined  as 
the  difference  between  input  and  output  of  the 
quantizer  qb  {.}  which  is  the  same  as  the 
conventional methods, i.e. (refer to Fig. 3) K. Uday Kiran et al Int. Journal of Engineering Research and Applications                  www.ijera.com 
ISSN : 2248-9622, Vol. 4, Issue 8( Version 7), August 2014, pp.47-51 
  www.ijera.com                                                                                                                                50 | P a g e  
  (27) 
The  concept  of  error  analysis  is  extended  to  the 
MIMO system. e in (7) is written as the following 
expression using (9) and (10) and Fig. 3: 
 
 
         (28) 
Then from (27), (28) becomes 
 
 
 
                                                         (29) 
 
Therefore,  the  signal  e  is  dependent  on  the 
quantization error Δb. Notably, the portion ScΔb is the 
influence  of  quantization  error  Δb  on  the  load. 
Further, because the filter matrix is in diagonal form, 
D  is  a  diagonal  matrix,  i.e.,  e  is  the  scaled 
quantization error that appears on the load windings 
and is minimized by the proposed modulator. 
 
IV.  MATLAB DESIGN OF CASE 
STUDY 
Simulation  that  compares  the  inﬂuence  of  ﬁlter 
matrix  is  done  under  the  ﬁve-phase  setting. 
MATLAB  is  used  as  a  simulation  platform.  Five-
phase  sinusoidal  references  with  large/small 
modulation  indices  are  applied  to  verify  the 
compensating  ability  of  the  proposed  switching 
strategy. 
The modulator with ﬁrst- and second-order weighting 
ﬁlters  is  compared  with  the  conventional  SVPWM 
under  the  digital  implementation  settings.  The 
weighting  ﬁlters  are  the  ﬁrst-  and  second-order 
integrator systems, z/(z - 1) and z 2 /(z- 2z +1). We 
denote the one having no feedback loop as SVPWM. 
The  system  state-space  matrices  for  the  ﬁrst-  and 
second-order  ﬁlter  matrices  are  a  =  b  =  c  =  d 
=1(denoted as PWM_1st) . Referring to Fig. 3, the 
implementation  block  diagram  is  shown  in  Fig.  5. 
Notably,  no  multipliers  are  needed  in  the 
implementation.  Because  the  coefﬁcients  of  ﬁlters 
are either 1 or 2, only adders and shifters are needed 
to implement weighting ﬁlter.  
 
V.  SIMULATION RESULTS 
A  ﬁve-phase  sinusoidal  reference  input  with 
normalized amplitude 0.51 and frequency 60 Hz is 
applied.  The  carrier  frequency  is  3  kHz  and  the 
pulse-width resolution is 8, yielding a clock rate of 
2
8×3k = 768kHz.  Figs. 7(a)–8(a) show one of the leg 
voltages, line-to-line voltages, and phase voltages for 
the aforementioned PWMs. The ﬁve-phase voltages 
produced on the load are also shown in Figs. 7(b)–
8(b) to verify the correctness of the gating signals. To 
have  a  precise  comparison,  Tables  I  lists  the 
switching  number  and  the  harmonic  distortion  for 
modulation  indices  0.51.  It  is  seen  that  with  the 
shaping  ﬁlter that relocates the noise in the higher 
frequency band, the harmonic distortion of PWM_1st 
is  reduced  within  [0  500]  Hz  compared  to  that  of 
SVPWM, especially for small modulation indexThe 
harmonic  distortion  within  [0  5  k]  Hz  for  these 
systems  is  comparable  yielding  approximately  the 
same level of error power which is induced by ﬁnite 
pulse-width resolution. Therefore,  with  the  shaping 
ﬁlter, components of error tend to be distributed over 
high-frequency band. 
 
TABLE I- HARMONIC DISTORTION AND 
SWITCHING NUMBER FOR 8-BIT PULSE-
WIDTH RESOLUTION (WITH INPUT 
AMPLITUDE 0.51) 
 
 
 
(a) 
 
(b) 
Fig. 7. Simulation results of SVPWM. (a) Leg 
voltage (top), line-to line voltage (middle), and phase 
voltage (bottom). (b) Five-phase load voltages. K. Uday Kiran et al Int. Journal of Engineering Research and Applications                  www.ijera.com 
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(a) 
 
 
(b) 
Fig. 8. Simulation results of PWM_1st. (a) Leg 
voltage (top), line-to-line voltage (middle), and phase 
voltage (bottom). (b) Five-phase load voltages. 
 
VI.  CONCLUSION 
In  the  present  paper  a  filtered  space-vector 
pulse-width modulation (SVPWM) considering finite 
pulse-width resolution has been proposed to produce 
a  switching  sequence  with  reduced  baseband 
harmonics  for  multiphase  voltage  source  inverters 
(VSI).  This  is  achieved  by  incorporating  a  pseudo 
feedback loop regarding weighted voltage difference 
between desired and produced phase voltages.  
The  simulation  results  state  that  SVPWM  is 
sensitive to the pulse-width resolution. By applying 
the feedback loop with weighting filter, the harmonic 
distortion  is  reduced  compared  with  conventional 
SVPWM.  Furthermore  the  results  indicate  that  the 
proposed model is capable of providing satisfactory 
performance at low frequencies particularly. 
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